Chang Sheng

+
Click:  
The Last Update Time:  --

Paper Publications

Current position: Home >> Scientific Research >> Paper Publications

Multi-valued Logic Design Methodology with Double Negative Differential Resistance Transistors

Date:2018-01-13 Hits:

Journal: IET Micro & Nano Letters

Volume: 12

Issue: 10

Page Number: 738-743

Translation or Not: no

Date of Publication: 2017-06-08

Included Journals: SCI

Pre One:Highly Sensitive Bilayer Phosphorene Nanoribbon Pressure Sensor Based on the Energy Gap Modulation Mechanism: A Theoretical Study Next One:Graphene Nanoribbon Tunnel Field-Effect Transistor Via Segmented Edge Saturation

Copyright @ 2017 Wuhan University